Internship - Design of a compact solder joint resistance sensor
NXP Semiconductors · Eindhoven · On-site
New to moving to the Netherlands? Read our guides
479 jobs · English onlyNewest
NXP Semiconductors · Eindhoven · On-site
NXP Semiconductors · Eindhoven · On-site
IDEXX · Hoofddorp · Hybrid
IDEXX · Hoofddorp · Hybrid
Keenfinity · Eindhoven · Hybrid
registered with the IND as IQSIGHT B.V.
Catawiki · Netherlands · Hybrid
TP Vision · Amsterdam · Hybrid
Otrium · Netherlands · Hybrid
Otrium · Amsterdam · Hybrid
Sunweb · Rotterdam · Hybrid
JACOBS DOUWE EGBERTS · Amsterdam · On-site
JACOBS DOUWE EGBERTS · Utrecht · On-site
Bynder · Rotterdam · Remote (NL)
PepsiCo · Utrecht · Hybrid
PepsiCo · Utrecht · Hybrid
ASML · Veldhoven · Hybrid
Philips · Amsterdam · On-site
ASML · Veldhoven · Hybrid
Philips · Amsterdam · On-site
Accenture · Amsterdam · Remote (NL)
Eindhoven · On-site · Internship
What we know about this job
For safety-critical automotive and robotics applications physical health sensing and failure-prediction are required to meet stringent reliability requirements. To detect and predict a failure[1] in the PCB interconnect interface of a chip requires accurate on-chip measurement of the solder-joint resistance.
The challenges associated with the on-chip solder-joint measurement are besides the small resistance range of 200mΩ, required resolution of 100μΩ the accuracy over time and limited force current. Previous work related to a current sensor design[2] shows that it should be feasible to achieve the required resistance resolution when a 100mA force current is applied through the resistance and then measuring the voltage. For the resistance measurement in this application the absolute accuracy over time is also important which can be obtained using a ratiometric measurement using an on-chip reference resistor. In this project you will look into achieving the required resistance measurement resolution while minimizing the force current, ensuring accuracy over time and with a small die size.
The project includes the design and tape-out of a prototype chip in 160nm technology.
#LI-3623